


PAGE INDEX


01	Project Name	26	PCH-3	51	AUB_USB30-2
02	Page Index	27	PCH-4	52	LAN RTL8161GSH-CG
03	Block Diagram	28	PCH-5	53	Transformer & RJ45
04	Power Procedure	29	PCH-6	54	COMBOJACK&MB to AUB CONN
05	Seletor	30	PCH-7	55	DB Board
06	Charger	31	PCH-8	56	ESD BOARD
07	P3v3_P5v0	32	PCH-9	57	EMI CAP
08	Pvddq	33	PCH-10	58	N14P-GV2
09	P1v05s_PCH	34	EC ITE8527	59	GPU-1
10	P1v5s_PCH	35	KB & LED	60	GPU-2
11	PVCORE-1	36	EDP2LVDS	61	GPU-3
12	PVCORE-2	37	LCM CONN	62	GPU-4
13	Power Switch	38	HDMI	63	GPU-5
14	Enable Pin	39	SATA HDD&mSATA	64	VRAM DDR3-1
15	Thermal & Fan	40	CARD READER	65	VRAM DDR3-2
16	CPU-1	41	AUDIO-1	66	PVCORE_DGPU
17	CPU-2	42	AUDIO-2	67	P1V5S_DGPU
18	CPU-3	43	AUDIO-3	68	DGPU_LOAD SWITCH
19	CPU-4	44	WLAN	69	POWER SEQUENCE 1
20	CPU-5	45	Finger Printer	70	POWER SEQUENCE 2
21	CPU-6	46	MB to DB CONN&Screw		
22	DDR3L-1	47	G-SENSOR		
23	DDR3L-2	48	USB3.0 CONN		
24	PCH-1	49	AUB_BLANK		
25	PCH-2	50	AUB_USB30-1		

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
INDEX			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	A01

CHANGE by XXX DATE 21-OCT-2002 SHEET 2 of 70







GPU POWER

INVENTEC

TITLE			
MODEL PROJECT FUNCTION			
POWER PROCEDURE			
DOC NUMBER		REV	
1310xxxxx-0-0		A01	
SIZE	CODE	SHEET	
A3	CS	4 of 70	



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	A01




P1V05S-PCH	DEFAULT	INCREASE 1%
R6301	0	113K_1%
R6300	DY	100K_1%

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV A01

CHANGE by XXX DATE 21-OCT-2002 SHEET 9 of 70



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV A01
SHEET 10 of 70			

CHANGE by XXX DATE 21-OCT-2002





	37W 2 PHASE	47W 3 PHASE	57W 3 PHASE
R6646	64.9K	36.5K	36.5K
R6649	549K	150K	127K
R6650	150K	75K	75K
R6655	178K	91K	91K
R6662	POP	DNP	DNP
R6663	POP	DNP	DNP
R6664	DNP	POP	POP

	37W 2 PHASE	47W 3 PHASE	57W 3 PHASE
R6646	64.9K	36.5K	36.5K
R6649	549K	150K	127K
R6650	150K	75K	75K
R6655	178K	91K	91K
R6662	POP	DNP	DNP
R6663	POP	DNP	DNP
R6664	DNP	POP	POP

	37W	47W	57W
INPUT VOLTAGE RANGE	9V TO 20V	9V TO 20V	9V TO 20V
MAX CURRENT	55A	85A	95A
THERMAL DESIGN CURRENT	21A	27A	33A
DYNAMIC CURRENT	35A	60A	60A
OVER CURRENT LEVEL	70A	105A	105A
SWITCHING FREQUENCY	1MHZ	800KHZ	800KHZ
BOOT VOLTAGE	1.7V	1.7V	1.7V
DC LOAD-LINE	1.5MOHM	1.5MOHM	1.5MOHM

INVENTEC			
TITLE MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV A01
SHEET 11 of 70			

CHANGE by XXX DATE 21-OCT-2002



INVENTEC

TITLE	MODEL, PROJECT, FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	R A
------------	------------	-----------------------------	--------



AS	CS	
SHEET 12 of 70		

CHANGE by	XXX	DATE	21-OCT-2002
-----------	-----	------	-------------

5 4

WWW.AliSaler.Com

CHECK !



CHECK !

INVENTEC

TITLE MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV A01

CHANGE by XXX DATE 21-OCT-2002 SHEET 13 of 70

D

C

B










A

D

C



B

A

**INVENTEC**TITLE
MODEL,PROJECT,FUNCTIONDOC NUMBER
1310xxxxx-0-0REV
A01

CHANGE by XXX DATE 21-OCT-2002

SHEET 14 of 70



NCT7717U I2C/SMBUS ADDRESS IS 1001000XB (X IS R/W BIT)

PULL-UP RESISTOR		TEMPERATURE (°C)
ALERT	2KΩ	75
	7.5KΩ	90
	10.5KΩ	100
	14KΩ	105
	18.7KΩ	110

INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

THERMAL & FAN

SIZE

A3

CODE

CS

DOC NUMBER

1310xxxxx-0-0

REV

A01

CHANGE by

XXX

DATE

21-OCT-2002


SHEET

15




of

70

CPU
LOCATION 4500-4699
VER.01_20120808



CN4500
6026B0231701



CHECK !

09/21

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV A01

CHANGE by	XXX	DATE	21-OCT-2002
-----------	-----	------	-------------


SHEET 16 of 70

WWW.AliSaler.Com


CPU
LOCATION 4500-4699
VER.01_20120808

GV2


UMA DELETE



LOTES_AZIF0012_P001B_947P



FOR DGPU SCREW



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	A01

CHANGE by XXX DATE 21-OCT-2002


SHEET 17 of 70

WWW.AliSaler.Com

CPU
LOCATION 4500-4699
VER.01_20120808

Haswell rPGA EDS


CN4500



LOTES_AZIF0012_P001B_947P

Haswell rPGA EDS


CN4500




LOTES_AZIF0012_P001B_947P

CN4500
6026B0231701


M3 : CHANNEL A DQ



M3 : CHANNEL B DQ



M3 : 2 CHANNEL CA



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram
SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV A01

CHANGE by XXX DATE 21-OCT-2002 SHEET 18 of 70

CHECK! intel seems to disable CPU S3 power reduction.

Haswell rPGA EDS

PVCORE

6010B0106701

NA

6010B0140601

close to CPU

P1V5S_DGPU

5 4



WWW.AliSaler.Com

TITLE	MODEL PROJECT FUNCTION
-------	------------------------

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	FRONT A
------------	------------	-----------------------------	------------

CHANGE by	XXX	DATE	21-OCT-2002
-----------	-----	------	-------------

SHEET 19 of 70



INVENTEC

TITLE	MODEL,PROJECT,FUNCTION
	Block Diagram


SIZE A3	CODE C5	DOC.NUMBER 1310xxxxx-0-0	R A
------------	------------	-----------------------------	--------

CHANGE by	XXX	DATE	21-OCT-2002
-----------	-----	------	-------------

SHEET 20 of 70



CH B - DIMM1, H = 4MM STD

6026B0223701





FOX_AS0A626_U4S6_7H_204P

NOTE:
SO-DIMM SPD ADDRESS IS 0XA4
SO-DIMM TS ADDRESS IS 0X34



CN4100
6026B0223701




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
DOC NUMBER			
1310xxxxx-0-0			
REV			
A01			

Signal	Description	Disable Guidelines
FDI_RXP[0:1] FDI_RXN[0:1]	Intel FDI Receive Differential Pair on PCH	Float
FDI_TXP[0:1] FDI_TXN[0:1]	Intel FDI Transmit Differential Pair on Processor	Float
FDI_CSXNC	Intel FDI Composite Sync	Connect to Processor and PCH
DISP_INT	Intel FDI Hot Plug Interrupt	Connect to Processor and PCH
FDI_RCOMP	FDI Resistor Compensation	Float
FDI_IREF	FDI Reference Voltage	Float

REF #486713 INTEL SBY DG V1.0



power rail ->DSW :

SLP_A#

SLP_S3#

SLP_S4#

SLP_SUS#

SLP_LAN#

SLP_WLAN#/GPIO29

GPIO27



PWRBTN#

ACPRESENT/GPIO31

BATTLOW#/GPIO72

VCCDSW3_3


LAN_PHY_PWR_CTRL/GPIO12



INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	A01

CHANGE by XXX DATE 21-OCT-2002 SHEET 26 of 70





GPIO28

THE PIN REQUIRES GLITCH-FREE OUTPUT POWER SEQUENCE.
THE PAD SHOULD ONLY BE PULLED LOW
MOMENTARY
WHEN THE CORRESPONDING BUFFER POWER SUPPLY IS NOT STABLE.



GPIO36	RSVD	Rising edge of PWROK	This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SATA3GP/GPIO37	TLS Confidentiality	Rising edge of PWROK pin	Low = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel ME Crypto TLS cipher suite with confidentiality This signal has a weak internal pull-down. NOTES: 1. A strong pull-up may be needed for GPIO functionality 2. This signal must be pulled up to support Intel AMT with TLS. Intel ME configuration parameters also need to be set correctly to enable TLS.

UMA



INVENTEC


TITLE
MODEL, PROJECT, FUNCTION

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV A01

CHANGE by XXX DATE 21-OCT-2002 SHEET 28 of 70

USB3.0 CONN (RIGHT SIDE DB)

U4700 LPT_PCH_M_EDS



DEBUG PORT


DEBUG PORT

USB3.0 CONN (LEFT SIDE MB)
USB3.0 CONN (LEFT SIDE MB)
USB3.0 CONN (RIGHT SIDE DB)
USB3.0 CONN (RIGHT SIDE DB)

TOUCHSCREEN
FINGER PRINTER
WLAN combo

WEBCAM

USB3.0 CONN (LEFT SIDE MB)




CLOSE TO PCH WITHIN 450 MILS
R4870 22.6 1% 2

	BOARD_ID6	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
GV2	0	0	1	0	1	0	1
UMA	0	0	1	0	1	0	0
GT	0	0	1	0	1	1	0

Table 1-5. Mobile Lynx Point SKUs Flexible I/O Map

SKU	High Speed I/O Ports																	
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14	Port 15	Port 16	Port 17	Port 18
QM87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 5	USB 3.0 Port 6	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	PCIe* Port 9	SATA 6Gb/s Port 4	SATA 6Gb/s Port 5	SATA 6Gb/s Port 0	SATA 3Gb/s Port 2	SATA 3Gb/s Port 3	
HM87	USB 3.0 Port 1	USB 3.0 Port 5	USB 3.0 Port 6	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	SATA 6Gb/s Port 4	SATA 6Gb/s Port 5	SATA 6Gb/s Port 0	SATA 6Gb/s Port 1	SATA 3Gb/s Port 2	SATA 3Gb/s Port 3
HM86	USB 3.0 Port 1	USB 3.0 Port 2	NA	NA	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 4	SATA 6Gb/s Port 5	SATA 3Gb/s Port 0	NA



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV A01


SUK_0606

PV

U4700


LPT_PCH_M_EDS

UMA DELETE





BUILD ID

	BUILD_ID1	BUILD_ID0
DB	0	0
SI	0	1
PV	1	0
MV	1	1



CLOCK SIGNAL

ITL_DH82LPMS_QC4C_FCBGA_695P




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	A01

CHANGE by XXX DATE 21-OCT-2002

SHEET 30 of 70



INVENTEC


TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV A01

CHANGE by XXX DATE 21-OCT-2002



SHEET 33 of 70

EC 2013EE1B
Location 300 ~ 389
Ver.05_20120824









WWW.AliSaler.Com

Location 3400~3499
Ver.02 20120824




ENTIRE TRACE OF PANEL VCC SHOULD BE WIDER THAN 80-MIL



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV A01
SHEET 36 of 70			

Location 3000~3049
Ver.02 20120824



9/20

FOR LVDS ONLY

34 IN EDP_TRAN_LCD_BKEN

46 IN LID_SW#

27 IN LVDS_BL_EN

D3001

DIODE-BAT54-TAP-PHP

R3032

3K_5%_2

R3008

3K_5%_2_DY

FOR EDP ONLY

R3007

100K_5%_2

LCM_BL_EN

37 OUT DMIC_DAT

33 IN DMIC_CLK

R3035

33_5%_2



DMIC_DAT_R

C3038

15pF_5%_2_DY

C3033

10pF_5%_2_DY



INVENTEC





TITLE				MODEL,PROJECT,FUNCTION			
LVDS							
SIZE	CODE	DOC NUMBER			REV		
C	CS	1310xxxxxx-0-0			A01		
SHEET				37	of	70	

WEBCAM+TOUCHN SCREEN

HDMI

Location 3150 ~ 3199
Ver.02_20120809

CHECK



Location	Part number	Factory	Manufacturer Part No	Marking
D300	1ST : 6011A0026801	DIODES	D-BAT54-7	KL1
	2nd : 60110GA0367T	NXP	BAT54	
Q300	1ST : 6015B0124601	NXP	2N7002P	LWx
Q301	2nd : 6015B0140901	DIODES	DMN65D8L-7	MM6
U301	1ST : 6019B0932401	MXIC	MX25L512EMI-10G	
512KB	2nd : 6019B0816001	ATMEL	AT25F512B-SSH-T	
U301	1ST : 6019B1016101	WINBOND	W25Q32FVSSIG	
4MB	2nd : 6019B0794701	MXIC	MX25L3206EM2I-12G	

INVENTEC

TITLE MODEL, PROJECT, FUNCTION

DOC NUMBER 1310xxxxx-0-0

REV A01


SHEET 38 of 70

CHANGE by XXX DATE 21-OCT-2002


SATA HDD
Location 1700 ~ 1749

mSATA
Location 1950 ~ 1999
Ver.01_20120808

SATA HDD CABLE CONN on MB



mSATA CONN



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
SATA HDD & SATA ODD			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	A01


CHANGE by XXX DATE 21-OCT-2002

SHEET 39 of 70

CARD READER RTS5237

LOCATION: 800~899

VER_03 . 20120823



INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	A01

CHANGE by: XXX DATE: 21-OCT-2002


SHEET 40 of 70


AUDIO-1

CODEC

LOCATION: 500-549
VER.06_20120824

DVDD 0.025AMP
AVDD 0.06AMP
PVDD 0.01.3AMP




[illegible][illegible]

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV A01
SHEET 43 of 70			

Location 1300 ~ 1349
VER.02_20120816



MARILYN	RIPPLE3
ATHEROS	FOXCONN
AR5B125	RALINK RT5390
: 0X168C	0X1814
: 0X0032	0X539A
: 0X1838	0X1839
: 0X103C	0X103C
: 670036-001	670285-001

TITLE
MODEL PROJECT FUNCTION

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	FILE A
------------	------------	-----------------------------	-----------


CHANGE by	XXX	DATE	21-OCT-2002	SHEET	44	of	70
-----------	-----	------	-------------	-------	----	----	----

FINGER PRINT

VFM5302-3192 PIN ASSIGNMENTS

Pin Number	Signal Name	Test Point
1	3.3V _{CC}	TP3
2	DP	TP1
3	DM	TP2
4	GND	TP4
5	GND	TP4
6	5V _{CC}	TP6

Figure 4 - Connector Pin-out




INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	A01
SHEET 45 of 70			

CHANGE by XXX DATE 21-OCT-2002


TouchPad Module CONN




POWER BUTTON CONN ON MB




FOR CPU





FOR FAN



MB CONNECTOR TO AUB



C204, C206, C207, C208 CLOSS TO PCH



INVENTEC

TITLE			
MODEL PROJECT,FUNCTION			
DOC NUMBER 1310xxxxx-0-0			
REV A01			
SIZE A3	CODE CS	SHEET 46 of 70	


CHANGE by XXX DATE 21-OCT-2002

G-Sensor

Loctaion 1000 ~ 1099

Ver.01_20120807

HARDDRIVE PROTECTION



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV A01

CHANGE by XXX DATE 21-OCT-2002 SHEET 47 of 70

1ST: 6019B1012901 BCD AP2820AMMTR-
2ND: 6019B0947301 ROHM BD82024FVJ-E
3TH: 6019B0975501 NCT NCT3520W-H15

2.5 AMP
P5V0A_USB3

Location	Part number	Factory	Manufacturer Part No	Color
D9400	6011B0115101	EVERLIGHT	T3D_CP1Q2B12Y_2C	White
D9401	6011B0101001	EVERLIGHT	S2C_AL1M2VY_3C	Amber

USB 3.0 CONN

USB CHARGING TPS2546
PN: 6019B1035901

INVENTEC			
TITLE			
MODEL PROJECT FUNCTION			
USB 3.0 CONN & M/B TO D/B CONN			
DOC NUMBER		REV	
1310xxxxx-0-0		A01	
SIZE	CODE	SHEET	
A3	CS	48 of 70	

AUB BOARD

INVENTEC


TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV A01
------------	------------	-----------------------------	------------



CHANGE by XXX DATE 21-OCT-2002

SHEET 49 of 70

USB 3.0 CONN



USB30_REDRIIVER_PORT1



NXP PN: 6019B0935001
TI PN: 6019B1035601


INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	A01


CHANGE by: XXX DATE: 21-OCT-2002

SHEET 50 of 70

USB 3.0 CONN



USB30_REDRIIVER_PORT2




ELMO (CR/SB UMA) 6L 1310A2548501 6050A2548501
ELMO (CR/SB DIS) 8L 1310A2548601 6050A2548601

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV A01
SHEET 51 of 70			




Location 9400 ~ 9499
Ver.03 20120807

Location 9400 ~ 9499
Ver.03 20120807



6019B1032101_RTL8161GSH-CG_10/100/1000

6019B1032001_RTL8151GSH-CG_10/100/1000



INVENTEC



TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	R A

LAN (Transformer & RJ45)


Location 9400 ~ 9499

Ver.06_20120813

RJ-45



★Layout
D9400 White LED place on TOP side.
D9401 Amber LED place on Bottom side.






INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV A01



CHANGE by XXX DATE 21-OCT-2002 SHEET 53 of 70

CONNECTOR

COMBO JACK



MB TO AUB CONNECTOR



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION

Block Diagram


DOC NUMBER
1310xxxxx-0-0

REV
A01

SHEET 54 of 70


CHANGE by XXX DATE 21-OCT-2002

POWER BUTTON BOARD




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
C	CS	1310xxxxx-0-0	A01
SHEET		55	of 79



USB BOARD (6L)	1310A2548501	6050A2548501
USB BOARD (8L)	1310A2548601	6050A2548601
POWER BOARD (6L)	1310A2548701	6050A2548701
POWER BOARD (8L)	1310A2548801	6050A2548801
EMI BOARD (6L)	1310A2552101	6050A2552101
	1310A2552102	
EMI BOARD (8L)	1310A2552201	6050A2552201
	1310A2552202	




CHIEF RIVER	DIS	NVIDIA N14P-GV2 (GEFORCE 630M)	4G	SAMSUNG K4W4G1646B-HC11	1310A2548301
CHIEF RIVER	DIS	NVIDIA N14P-GV2 (GEFORCE 630M)	2G	MICRON MT41K256M16HA-107G:E	1310A2548302
CHIEF RIVER	UMA	N/A	N/A	N/A	1310A2548201

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV A01
SHEET 56 of 70			

CHANGE by XXX DATE 21-OCT-2002

EMI



INVENTEC

TITLE MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV A01

CHANGE by XXX DATE 21-OCT-2002 SHEET 57 of 70



8	7	6	5	4	3	2	1
GPU							
Location:GPU 5000~5499 VRAM 5500~5799 GPU SWITCH 7400~7499							
VER.11_20120824							

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV A01
SHEET 58 of 70			

CHANGE by	xxx	DATE	21-OCT-2002
-----------	-----	------	-------------


F

F



6019B1027001

NVIDIA_N14P_GPU_BGA_59SP



C


C

B

B

A

A



N14x DDR3 mode E	Rank 0		Rank 1	
	Data Bits [31:0]	Data Bits [63:32]	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD0	ODT		ODT	
FBx_CMD1			CS1*	
FBx_CMD2	CS0*			
FBx_CMD3	CKE		CKE	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2
FBx_CMD11	RAS*	RAS*	RAS*	RAS*
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS*	CAS*	CAS*	CAS*
FBx_CMD16	ODT		ODT	
FBx_CMD17			CS1*	
FBx_CMD18	CS0*			
FBx_CMD19	CKE		CKE	
FBx_CMD20	RST	RST	RST	RST
FBx_CMD21	A7	A7	A6	A6

N14x DDR3 mode E	Rank 0		Rank 1	
	Data Bits [31:0]	Data Bits [63:32]	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD22	A4	A4	A5	A5
FBx_CMD23	A11	A11	A9	A9
FBx_CMD24	A2	A2	A1	A1
FBx_CMD25	A10	A10	WE*	WE*
FBx_CMD26	A5	A5	A4	A4
FBx_CMD27	BA2	BA2		
FBx_CMD28	WE*	WE*	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30			BA2	BA2
FBx_CMD31				

INVENTEC


MODEL,PROJECT,FUNCTION
GPU-2





DATE: 21-07-2007

SIZE: 1310X1000-0-0

SHEET: 60

REV: A01





INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
GPU-4			
SIZE	CODE	DOC NUMBER	REV
C	CS	1310XXXXX-0-0	A01
SHEET		62	of 69


Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111










Strap Pin Name	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR
STRAP0	USER[3]	USER[2]	USER[1]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED
STRAP4	RESERVED	PCIE_SPEED_CHAIN_GE_GEN3	PCIE_MAX_SPEED

STRAP1	Description
0110	Gen 1 / Gen 2 support only
0000	Gen 3 support
Other settings	RESERVED



STRAP3	HWID[0]	DV1	LVDS	eDP	Not in Use
Standard Mode	PPA/B	SOR1_EXP=1		SOR2_EXP=0	SOR3_EXP=0
	PPC	SOR2_EXP=1		SOR2_EXP=0	SOR1_EXP=0
	PPD	SOR3_EXP=1		SOR2_EXP=0	SOR1_EXP=0
Split Mode	PPA/B	SOR1_EXP=1		SOR2_EXP=0	SOR3_EXP=0
	PPC	SOR2_EXP=1		SOR2_EXP=0	SOR1_EXP=0
	PPD	SOR3_EXP=1		SOR2_EXP=0	SOR1_EXP=0
Combined Mode	PPA/B	SOR1_EXP=1	SOR2_EXP=1	SOR2_EXP=0	SOR3_EXP=0
	PPC	SOR2_EXP=1		SOR2_EXP=0	SOR1_EXP=0
	PPD	SOR3_EXP=1		SOR2_EXP=0	SOR1_EXP=0

STRAP4	Configuration
0000	5K reserved
0001	10K reserve for PCIE GEN3 speed function
0010	15K 0: default
0011	20K 0: limit to PCIE Gen1
0100	25K 1: PCIE Gen2/3 capable
0101	30K reserve for future use
0110	35K 0: default
0111	45K





RANK1



CHANNEL A MEMORY


[illegible]

INVENTEC

TITLE	MODEL,PROJECT,FUNCTION VRAM DDR3
-------	-------------------------------------

SIZE C	CODE CS	DOC NUMBER 1310xxxxx-0-0	PAGE A
SHEET 65 of 70			

	C6762	C6752	L6750	Q6751	R6756
17W	OPEN	OPEN	ETQP4LR36AFM 6014B0164501	OPEN	80.6K_1% 6013A0072901
25W	install	install	PCMC104T-R36MN 6014B0024003	install	42.2K_1% 6013A0017701




VMAX=1.2V BY PWM D=100%
 VMIN=0.6V PWM D=0%
 VBOOT=0.875~0.9V BY PWM TRISTATE
 VSTB=0.3V BY EXT MOS INPUT
 FPWM=1.125MHZ
 PWM PULSE MIN.=9.26NS
 VID TRANS. TIME=90US

INVENTEC

TITLE	MODEL,PROJECT,FUNCTION
-------	------------------------


SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV A01
------------	------------	-----------------------------	------------

SHEET 66 of 70



OCP=10A
 MODE= FLOAT FSW= 800K
 $V_{OUT}=2V \cdot R_{6251} / (R_{6250} + R_{6251}) = 1.51V$

INVENTEC			
TITLE MODEL,PROJECT,FUNCTION SYSTEM POWER(P1V05_LAN_M)			
SIZE A3	CODE CS	DOC NUMBER 1310xxxx-0-0	REV A01
SHEET 67 of 70			



CHECK


FOR GC6

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
DOC NUMBER			
1310xxxxx-0-0			
REV			
A01			
SIZE	CODE	DATE	
A3	CS	21-OCT-2002	
CHANGE by		XXX	SHEET 68 of 70


POWE UP



NV N14P GB2-64 power up sequence



S3 to Deep S3 Transition on AC_PRESENT Low



INVENTEC

TITLE MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV A01

CHANGE by XXX DATE 21-OCT-2002

SHEET 70 of 70